Gaurav Malhotra is a qualified expert, that works in Xilinx main office of which is in 1300. as a System Architecture Serdes Technology Group from 2012. Gaurav Malhotra gained professional experience in more than eight positions at different companies. Gaurav Malhotra went to the University of Pittsburgh and received education there from 2003 to 2004. Cupertino, California is the city, where the professional was lastly known to settle. The professional's email address and phone can be easily accessed through this website by request.
Name variants:
Gaurav Malhotra
Last updated May 15, 2024
Contact Information
Workplace
Colleagues
Work History
System Architecture Serdes Technology Group
2100 Logic Dr, San Jose, CA 95124
Define architecture and algorithms for the analog, mixed-signal and DSP sections of current & next generation high speed SERDES tranceiver. -- Clock and Data Recovery, linear and feedback eq...
Apr 2012 — Jan 2014
Lead System Architect
New Jersey
System architecture, algorithms, R&D for high speed links and Touch technologies
from Jan 2014
Senior Member of Technical Staff
91 east Tasman Dr, San Jose, CA 95134
System architecture & DSP algorithms for 10G Base-T tranceiver
Explore the trade-offs between power, performance and hardware complexity to develop new algorithms or fine tune parameters o...
Aug 2010 — Apr 2012
System Architect
Responsible for architecture development, design and implementation of Signal Processing algorithms for 10Gbps transmission over copper cables (802.3an: 10G Base-T).
Apr 2006 — Aug 2010
Education
2003 — 2004
2001 — 2003
1995 — 1997
1991 — 1995
Occupations
Engineer
Staff Engineer
Professional Engineer
Engineering Specialist
Skills
Mixed Signal
Technical Presentations
Fpga
Asic
Ic
Hardware Architecture
Semiconductors
Simulations
System Architecture
Analog
Verilog
Serdes
Digital Signal Processors
Vlsi
Soc
Algorithms
Integrated Circuit Design
Signal Processing
Eda
Cmos
Rf
Testing
Firmware
Static Timing Analysis
Arm
Debugging
Systemverilog
Analog Circuit Design
Circuit Design
Functional Verification
Vhdl